

DESIGN AND DEVELOPMENT OF MULTILEVEL INVERTER TO IMPROVE POWER QUALITY

Chaitanya S. Hemade, Parag M. Shelar, Vinit R. Tirnagarwar, Sachin Shelar
Electrical Department, AISSMS IOIT Pune, India.

Abstract— Multi-level inverters have become an upmarket technology in medium and high power application. This paper presents a cascade H-bridge topology using of bidirectional MOSFET switching control which improves the performance and reliability of multilevel inverter. An experimental study on THD content of proposed Cascaded H-bridge multilevel inverter (CHMLI) and conventional UPS is carried out. PWM control scheme is employed to attain synchronised triggering and power frequency stepped output wave. CHMLI utilizes ‘n’ H-bridges and dc source to obtain ‘2n+1’ levels of output voltage. Reduction in THD content with improved voltage profile to improve the overall power quality are the main concerns of the proposed scheme in this paper. Hardware in the loop (HIL) Simulation of CHMLI model is done using Proteus software. A prototype of the proposed seven-level topology is built and tested to analyze the performance of the inverter. This is achieved by examining the results of an experiment, which indicated improved power quality and 40% reduced THD, than 3 level inverter.

Keywords: Cascaded H-bridge multilevel inverter (CHMLI), Total harmonic distortion (THD), Pulse width modulation (PWM), Hardware in the loop (HIL).

I. INTRODUCTION

In the areas of power conversion, an inverter plays a vital role. However, increase in use of power electronic based devices leads to unwanted harmonics in the power system which affects the power quality and reduces useful life of equipment. Development in multilevel inverter technologies will become one of the important alternatives in power system. Research is going on to improve performance, optimise control techniques, reduce component count and manufacturing cost. There are several types of topologies which have been developed for multilevel inverter system by manufacturer to increase the number of levels, reduce the count of component, number of independent dc source, voltage stresses and losses. The most commonly used topologies are cascaded H-bridge, flying capacitor, diode clamped.

This paper is organised in the following manner. Section II presents block diagram description of Cascaded H-bridge multilevel inverter, Section III presents circuit configuration and operation mode of CHMLI, Section IV presents the switching strategy, section V includes the experimental results and the conclusion is summarised in section VI.

II. BLOCK DIAGRAM AND DESCRIPTION.




Fig 2.1: Block diagram of CHMLI

Fig 2.1 shows the block diagram of CHMLI. Each cascaded H-bridge is powered by individual battery source. Output of cascaded H-bridges is connected to a Single phase load. Switching of H-bridges is controlled by microcontroller through gate driver circuit. Gate driver circuit consist of Opto-isolator which isolates power and control circuit. Synchronized switching strategy obtained by microcontroller to generate stepped output voltage at power frequency.

III. CIRCUIT CONFIGURATION

The main circuit configuration of 7-level CHMLI is shown in fig.3.1. CHMLI requires ‘n’ H-bridges and ‘n’ dc sources to get ‘2n+1’ levels at output voltage. Three separate dc sources V_{dc1} , V_{dc2} and V_{dc3} required to get 7 level stepped output. Each H-bridge contains eight power MOS-FET switches (P-channel and N-channel) which denoted by S1, S2, S3, S4, S5, S6, S7 and S8. The CHMLI output is fed to single phase load.




Fig3.1:Single phase 7 level CHMLI.




Fig 3.2:Switch Arrangement

[A]: Switch configuration

MOSFET are unipolar device which means only one directional control is achieved, to achieve bidirectional control unique MOSFET switching arrangement is used as shown in fig 3.2. Switch S1, S2, S5, S6, S9, S10 are P-channel MOSFET and S3, S4, S7, S8, S11, S12 are N-channel MOSFET.




Fig 3.2.1:Switch Arrangement

[B] Control circuit configuration

Opto-couplers are used to drive gate as well as provide isolation between power and control circuit as shown in fig 3.2.1. A unique arrangement of resistor and transistor help to drive MOSFET at low power and fast switching is achieved.

Fig 3.3 shows detailed output voltage waveform of single phase CHMLI. There are seven level of output voltage waveform consist of 0, +Vdc, +2Vdc, +3Vdc, -Vdc, -2Vdc, -3Vdc. T is the total time period.

The three H-bridge circuit are connected in series in such manner that synthesized total output voltage waveform is the sum of three individual H-bridge circuit output.

Total output voltage is,

$$V_o(AC) = (V_{dc} + V_{dc} + V_{dc}) / \sqrt{2} = 3V_{dc} / \sqrt{2}$$

Where,

$V_o(AC)$ = load voltage.

V_{dc} = H-Bridge DC source voltage

IV. SWITCHING STATERGY

There are total seven different mode of operation of single phase seven level CHMLI. There are seven levels of output voltage waveform as shown in fig 3.3.

Table1: Switching Pattern for 7 level CHMLI

MODE	S1	S2	S3	S4	S5	S6	S7	S8	S9	S10	S11	S12	Angle	Voltage
0	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	θ_0	0
1	ON	OFF	OFF	ON	OFF	OFF	ON	ON	OFF	OFF	ON	ON	θ_1, θ_2'	V_{d1}
2	ON	OFF	OFF	ON	ON	OFF	OFF	ON	OFF	OFF	ON	ON	θ_2, θ_3'	V_{d2}
3	ON	OFF	OFF	ON	ON	OFF	OFF	ON	ON	OFF	OFF	ON	θ_3	V_{d3}
4	OFF	ON	ON	OFF	ON	ON	OFF	OFF	ON	ON	OFF	OFF	$-\theta_1, -\theta_2'$	$-V_{d1}$
5	OFF	ON	ON	OFF	OFF	ON	ON	OFF	ON	ON	OFF	OFF	$-\theta_2, -\theta_3'$	$-V_{d2}$
6	OFF	ON	ON	OFF	OFF	ON	ON	OFF	OFF	ON	ON	OFF	$-\theta_3$	$-V_{d3}$




Fig 3.3: output voltage waveform of single

For seven different modes of operation switching sequence is shown in table 1 each mode of operation explained below.

Mode 0:

In mode 0, switches S1 to S8 are turned OFF. Dc voltage Source is not connected to load.

Output voltage is zero.

Mode 1:

In mode 1, switch S1, S4, S7, S8, S11 and S12 are turned ON at angle θ_1 . Dc voltage Source is connected to load. Output voltage across the load is $+V_{d1}$. Same pattern is turned on again at θ_2' .

Mode 2:

In mode 2, switches S1, S4, S5, S8, S11 and S12 are turned ON at angle θ_2 . Dc voltage Source is connected to load. Output voltage across the load is $+V_{d2}$. Same pattern is turned on again at θ_3' .

Mode 3:

In mode 3, switches S1, S4, S5, S8, S9 and S12 are turned ON at angle θ_3 . Dc voltage Source is connected to load. Output voltage across the load is $+V_{d3}$.

Mode 4:

In mode 1, switch S2, S3, S5, S6, S9 and S10 are turned ON at angle $-\theta_1$. Dc voltage Source is connected to load. Output voltage across the load is $-V_{d1}$. Same pattern is turned on again at $-\theta_2'$.

Mode 5:

In mode 2, switches S2, S3, S6, S7, S9 and S10 are turned ON at angle $-\theta_2$. Dc voltage Source is connected to load. Output voltage across the load is $+/-V_{d2}$. Same pattern is turned on again at $-\theta_3'$.

Mode 6:

In mode 3, switches S2, S3, S6, S7, S10 and S11 are turned ON at angle $-\theta_3$. Dc voltage Source is connected to load. Output voltage across the load is $-V_{d3}$.

V. EXPERIMENTAL RESULT


A prototype of CHMLI (7 level) is developed and compared with 3 level inverter and results obtained are summarised in table 2.

A) THD MEASUREMENT:

The total harmonic distortion (THD) is a measurement of the harmonic distortion present in an output voltage and current waveform of CHMLI inverter. THD of output waveform of inverter with respect to pure sin wave measured by power quality analyser or THD analyser.

The stepped waveform of CHMLI becomes more sinusoidal as the number of output voltage levels of increases+. In seven level inverter THD is less as compared to three level inverter.

Fig 3.4.1: CHMLI (7 Level) current THD content (Measured by harmonic analyzer).






Fig 3.4.2: CHMLI (7 Level) voltage THD content (Measured by harmonic analyzer).




Fig 3.4.3: 3 level inverter voltage THD content (Measured by harmonic analyzer).



Fig 3.4.4: 3 level inverter current THD content (Measured by harmonic analyzer).




Fig 3.4.4: 3 level inverter waveform (Measured by CRO).




Fig 3.4.5: 7 level inverter waveform (Measured by CRO).

Analysis all experimental results following results are obtained as shown in table 2.

Table 2: Result

Sr.no.	Inverter	Current THD	Voltage THD
1	3 level	44.6%	62.9%
2	7 level	23.1%	20%

VI. CONCLUSION

By using the single phase cascaded H-bridge techniques for multilevel inverter is studied. Analyses of different level are compared. From analysis it is found THD content is 40 % less in 7 level than 3 level inverter. As levels are go on increasing harmonic content decreases but up to particular point only.

VII. REFERENCES

- [1] Zhong Du, Leon M. Tolbert, Burak Ozpineci, JhonN.Chiasson “Fundamental Frequency Switching Strategies of a Seven-Level Hybrid Cascaded H-bridge Multilevel Inverter” IEEE Trans. power electronics, VOL.24, NO.1, JANUARY 2009
- [2] Dr.Asha Gaikwad, pallavibarbune “Study of cascaded H-bridge multilevel inverter” IEEE Trans.International Conference on Automatic Control and Dynamic Optimization Techniques (ICACDOT) International Institute of Information Technology (IIT), 10 SEPT.2016
- [3]S.Yasmin Taj,M.Yammuna and Dr.Habeebullah Sait“Development of Switched Based Single Phase Multilevel Inverter For Isolated Application” ,2016/Advances in Natural and Applied Sciences,10(3) March 2016,Published by AENSI Publication, <http://www.aensiweb.com/ANAS>.
- [4]Chris Loeffler,“UPS Basics” , Eaton Corporation, Thought Leadership White Paper, <http://www.eaton.com/pq/whitepapers>.