N. Shehanaz and B.V. Sowjanya 2019. An High Speed Ratioed CMOS circuit design with modified Pseudo Logic Circuits. International Journal of Technical Innovation in Modern Engineering & Science. 5, 15 (May 2019), -.