N. Shehanaz, and B.V. Sowjanya. 2019. “An High Speed Ratioed CMOS Circuit Design With Modified Pseudo Logic Circuits”. International Journal of Technical Innovation in Modern Engineering & Science 5 (15):-. https://ijtimes.com/index.php/ijtimes/article/view/3130.