[1]
D. S. Patel, K. Patel, K. Patel, and C. Patel, “Image Enhancement on FPGA using Verilog”, IJTIMES, vol. 5, no. 3, pp. 248–250, Nov. 2021.