N. Shehanaz and B.V. Sowjanya, “An High Speed Ratioed CMOS circuit design with modified Pseudo Logic Circuits”, IJTIMES, vol. 5, no. 15, p. -, May 2019.