N. Shehanaz, and B.V. Sowjanya. “An High Speed Ratioed CMOS Circuit Design With Modified Pseudo Logic Circuits”. International Journal of Technical Innovation in Modern Engineering & Science, vol. 5, no. 15, May 2019, p. -, https://ijtimes.com/index.php/ijtimes/article/view/3130.