N. Shehanaz, and B.V. Sowjanya. “An High Speed Ratioed CMOS Circuit Design With Modified Pseudo Logic Circuits”. International Journal of Technical Innovation in Modern Engineering & Science 5, no. 15 (May 31, 2019): -. Accessed February 5, 2025. https://ijtimes.com/index.php/ijtimes/article/view/3130.