J Nayak R, B Chavda J, Patel K. Design and Implementation of Custom Logic for utilizing DDR 2 Memory Controller on FPGA for High Speed Data Storage Application. IJTIMES [Internet]. 2021 Nov. 19 [cited 2024 Dec. 22];4(6):939-44. Available from: https://ijtimes.com/index.php/ijtimes/article/view/1819