1.
Patel DS, Patel K, Patel K, Patel C. Image Enhancement on FPGA using Verilog. IJTIMES [Internet]. 2021 Nov. 24 [cited 2025 Mar. 12];5(3):248-50. Available from: https://ijtimes.com/index.php/ijtimes/article/view/2361