N. Shehanaz, B.V. Sowjanya. An High Speed Ratioed CMOS circuit design with modified Pseudo Logic Circuits. IJTIMES [Internet]. 2019 May 31 [cited 2025 Feb. 5];5(15):-. Available from: https://ijtimes.com/index.php/ijtimes/article/view/3130